

What is claimed is:

1. A method for multiplying the frame rate of an input video signal having a line rate  $f_{lin}$  and a frame rate  $f_{vin}$ , comprising the steps of:

propagating said input video signal through just enough memory to delay said input video signal by a fraction of a frame period  $1/f_{vin}$ ;

speeding up said delayed video signal to a first line rate faster than  $f_{lin}$ ;

speeding up said input video signal to said a second line rate faster than  $f_{lin}$ ;

supplying said speeded up video signal and said delayed speeded up video signal sequentially, one line at a time; and, writing said sequentially supplied lines into a liquid crystal display at said faster line rate,

thereby writing at least some of said lines multiple times within each said frame period.

2. The method of claim 1, comprising the steps of: supplying a plurality of delayed output video signals; and,

speeding up each of said plurality of delayed video signals to said first and second faster line rates; and, sequentially supplying all of said speeded up video signals for said writing step.

3. The method of claim 1, comprising the steps of: periodically interrupting said supplying step to supply a number of consecutive lines of said speeded up video signal; periodically interrupting said supplying step to supply a number of consecutive lines of said delayed speeded up video signal; and,

7 alternating said interrupting steps to maintain a uniform  
8 time interval between writing lines into the same line-number  
9 position on said liquid crystal display.

1 4. The method of claim 1, comprising the step of writing  
2 said lines to a liquid crystal on silicon display.

1 5. The method of claim 1, comprising the step of  
2 propagating said input video signal through a memory embedded  
3 in an integrated circuit.

1 6. The method of claim 1, comprising the step of  
2 propagating said input video signal through just enough memory  
3 to delay said input video signal by  $(n-1)/n$  of said frame  
4 period, where  $n$  is a multiplication factor of said frame  
5 multiplying.

1 7. The method of claim 1, comprising the steps of:  
2 at least doubling said frame rate of said input video  
3 signal; and,  
4 writing each of said lines multiple times to said liquid  
5 crystal display.

1 8. The method of claim 1, comprising the step of  
2 speeding up said delayed video signal and said input video  
3 signal to the same line rate faster than  $f_{Hin}$ .

1 9. A method for doubling the frame rate of an input  
2 video signal having a line rate  $f_{Hin}$  and a frame rate  $f_{vin}$ ,  
3 comprising the steps of:  
4 propagating said input video signal through just enough  
5 memory to delay said input video signal by  $1/2$  of a frame  
6 period  $1/f_{vin}$ ;

7 speeding up said delayed video signal to a first line  
 8 rate faster than  $f_{HIN}$ ;  
 9 speeding up said input video signal to a second line rate  
 10 faster than  $f_{HIN}$ ;  
 11 supplying said speeded up video signal and said delayed  
 12 speeded up video signal sequentially, one line at a time; and,  
 13 writing said sequentially supplied lines into a liquid  
 14 crystal display at said faster line rate,  
 15 thereby writing each of said lines twice within each said  
 16 frame period.

1 10. The method of claim 9, comprising the steps of:  
 2 periodically interrupting said supplying step to supply a  
 3 number of consecutive lines of said speeded up video signal;  
 4 periodically interrupting said supplying step to supply a  
 5 number of consecutive lines of said delayed speeded up video  
 6 signal; and,  
 7 alternating said interrupting steps to maintain a uniform  
 8 time interval between writing lines into the same line-number  
 9 position on said liquid crystal display.

1 11. The method of claim 9, comprising the step of  
 2 writing said lines to a liquid crystal on silicon display.

1 12. The method of claim 9, comprising the step of  
 2 propagating said input video signal through a memory embedded  
 3 in an integrated circuit.

1 13. The method of claim 9, comprising the step of  
 2 speeding up said delayed video signal and said input video  
 3 signal to the same line rate of  $2f_{HIN}$ .

1 14. A frame rate multiplier for an input video signal  
2 having a line rate  $f_{lin}$  and a frame rate  $f_{vin}$ , said frame rate  
3 multiplier comprising:

4 a first memory for said input video signal, said first  
5 memory having a maximum required data storage capacity just  
6 large enough to delay said input video signal for a fraction  
7 of a frame period  $1/f_{vin}$ ;

8 a second memory for speeding up said delayed video signal  
9 to a first line rate faster than  $f_{lin}$ ;

10 a third memory for speeding up said input video signal to  
11 a second line rate faster than  $f_{lin}$ ;

12 a multiplexer coupled for receiving both said speeded up  
13 video signals and supplying said speeded up video signals one  
14 line at a time for writing to a liquid crystal display, and,

15 a source of clock signals and control signals, said  
16 source being coupled to each of said memories, to said  
17 multiplexer and to said liquid crystal display, such that  
18 successive lines supplied by said multiplexer to said liquid  
19 crystal display originate alternately from said second and  
20 third memories at said faster line rates, at least some of  
21 said supplied lines being supplied to said liquid crystal  
22 display multiple times within each said frame period.

1 15. The frame rate multiplier of claim 14, wherein said  
2 maximum required data storage capacity of said first memory is  
3  $(n-1)/n$  of a frame, where  $n$  is the multiplication factor of  
4 said frame rate multiplier.

1 16. The frame rate multiplier of claim 15, wherein said  
2 first memory has  $n-1$  outputs for supplying  $n-1$  delayed output  
3 video signals, where  $n \geq 2$ .

1 17. The frame rate multiplier of claim 16, comprising:

2 n-1 memories coupled to said first memory and to said  
3 multiplexer for speeding up said n-1 delayed output video  
4 signals to said faster line rates; and,  
5 said lines supplied by said multiplexer to said liquid  
6 crystal display originating sequentially from said third  
7 memory and said n-1 memories.

1 18. The frame rate multiplier of claim 14, wherein said  
2 source of clock signals and control signals provides an  
3 operating mode in which said multiplexer is controlled to:

4 periodically interrupt said supply of said lines to said  
5 liquid crystal display;

6 supply to said liquid crystal display during said  
7 periodic interruptions a number of successive lines from said  
8 second memory or a number of successive lines from said third  
9 memory; and,

10 alternately select said number of successive lines from  
11 said second or third memory in order to maintain a uniform  
12 time interval between writing lines into the same line-number  
13 position on said liquid crystal display.

1 18. The frame rate multiplier of claim 14, wherein said  
2 frame rate multiplier is at least partly formed integrally in  
3 an integrated circuit.

1 19. The frame rate multiplier of claim 18, wherein said  
2 first memory is formed integrally in an integrated circuit.

1 20. The frame rate multiplier of claim 14, wherein said  
2 first and second memories are functionally combined into a  
3 single memory to both delay and speed up said input video  
4 signal.

1        21. The frame rate multiplier of claim 14, wherein said  
2 first, second and third memories are functionally combined  
3 into a single memory to delay and speed up said delayed input  
4 video signal and to speed up said input video signal.

1        22. The frame rate multiplier of claim 14, wherein said  
2 first and second faster line rates are the same.

1        23. A frame rate doubler for an input video signal  
2 having a line rate  $f_{HIN}$  and a frame rate  $f_{VIN}$ , said frame rate  
3 doubler comprising:

4        a first memory for delaying said input video signal for  
5  $1/2$  of a frame period  $1/f_{VIN}$ ;

6        a second memory for speeding up said delayed video signal  
7 to a line rate faster than  $f_{HIN}$ ;

8        a third memory for speeding up said input video signal to  
9 a second line rate faster than  $f_{HIN}$ ;

10       a multiplexer coupled for receiving both said speeded up  
11 video signals and supplying said speeded up video signals one  
12 line at a time for writing to a liquid crystal display, and,

13       a source of clock signals and control signals, said  
14 source being coupled to each of said memories, to said  
15 multiplexer and to said liquid crystal display, such that  
16 successive lines supplied by said multiplexer to said liquid  
17 crystal display originate alternately from said second and  
18 third memories at said faster line rate, each of said supplied  
19 line being supplied to said liquid crystal display twice  
20 within each said frame period.

1        24. The frame rate doubler of claim 23, wherein said  
2 first memory has a maximum required data storage capacity of  
3  $1/2$  of a frame.

1        25. The frame rate doubler of claim 23, wherein said  
 2 source of clock signals and control signals provides an  
 3 operating mode in which said multiplexer is controlled to:  
 4        periodically interrupt said supply of said lines to said  
 5 liquid crystal display;  
 6        supply to said liquid crystal display during said  
 7 periodic interruptions n successive lines from said second  
 8 memory or n successive lines from said third memory; and,  
 9        alternately select said n successive lines from said  
 10 second or third memory in order to maintain a uniform time  
 11 interval between writing lines into the same line-number  
 12 position on said liquid crystal display.

1        26. The frame rate doubler of claim 23, wherein said  
 2 liquid crystal display comprises liquid crystal on silicon.

1        27. The frame rate doubler of claim 23, wherein said  
 2 frame rate doubler is at least partly formed integrally in an  
 3 integrated circuit.

1        28. The frame rate doubler of claim 27, wherein said  
 2 first memory is formed integrally in said integrated circuit.

1        29. The frame rate doubler of claim 23, wherein said  
 2 first and second memories are functionally combined into a  
 3 single memory to both delay and speed up said input video  
 4 signal.

1        30. The frame rate multiplier of claim 23, wherein said  
 2 first, second and third memories are functionally combined  
 3 into a single memory to delay and speed up said delayed input  
 4 video signal and to speed up said input video signal.

*Bl  
cancel*

31. The frame rate multiplier of claim 23, wherein said first and second faster line rates are the same.